Architecture of microprocessor youtube. Reduced instruction set Computer. It is a type of microprocessor that has been designed to carry out few instructions at the same time. As instruction are few it can be executed in a less amount of time. They represent two different ways of exchanging data between CPU and memory. In this type of Stack the last stored information can be retrieved first. It is used in washing machines, microwave ovens, mobile phones, etc. There are 6 general purpose registers in processor, i.
Each register can hold 8-bit data. It is the 30th pin of which is used to enable or disable the address bus… the address bus will be enabled during the 1st clock cycle as the ALE pin goes high i. The processor architecture consists of a 1MB byte addressable segmented memory model.
The segmentation allows processors to address four segments of 64KB. One memory address holds 1 byte of data. Two bytes need two memory addresses for storage and so on.
The features of the microprocessor are given below: It is an 8-bit microprocessor that can accept, process or provides 8-bit data simultaneously. It is a single chip NMOS device using transistors. Data bus is 8 Bits long. The word length of a processor depends on data bus, thats why Intel is called 8 bit Microprocessor because it have an 8 bit data bus.
Control Bus: Microprocessor uses control bus to process data that is what to do with the selected memory location. A pure Harvard architecture suffers from the disadvantage that the mechanism must be provided to separate the load from the program to be executed into instruction memory and thus leaving any data to be operated upon into the data memory. This architecture uses less chip space due to reduced instruction set. The is based on Von-Neumann architecture, where the data and instructions are in the same memory space without any distinction between them.
Go ahead, really look and stare at them. We will discuss the commonalities towards the end of this post. The outcome of the operations carried out by the ALU the Arithmetic and Logical Operations are stored in the accumulator.
The accumulator is also referred to as register A. It uses the data from memory and always stores the result of all operations in the Accumulator. The data bus carries data to be stored in the system. It is a bidirectional bus, whereas the address bus carries the location to where the data should be stored and is unidirectional.
Each register can hold data of 8-bits. When in pairs, these registers can contain bit data. Let us consider that an instruction is being executed by the microprocessor.
When the ALU finishes executing one instruction, it begins searching for the next instruction to be performed. This is taken care of by the program counter. The Program Counter PC is a bit register which is used to store the memory location of the next instruction in line for execution.
The has an 8-bit flag register, but there are only five active flag bits. Flags are basically flip-flops which are used to show the status of some units of the after the completion of their respective operations. These flip-flops are either set or reset as per the condition of the result in the registers. As the name goes, this component controls the interrupts popping up during a process.
Basically, an interrupt suspends the normal course of execution of the microprocessor, shifts the control to the subroutine, completes the interrupt handling and then goes back to the main program.
When a microprocessor is executing a set of instructions and an interrupt pops up, the shifts control from the main program to process the incoming interrupt request. After the request has been processed, the control shifts back to the main program.
This interrupt might be a hardware or a software interrupt. Some interrupts can be ignored or maskable while some cannot non-maskable. The contents stored in the Stack Pointer Register and the Program Counter Register are loaded in the address buffer and the address-data buffer to communicate with the processor.
In serial data transmission, the data bits are sent over a single line, one bit at a time. Before we begin, let us get acquainted with a brief background on the ARM 7 Processor. Generally, we see the application of ARM cores in mobiles phones, portable devices and handheld organizers.
Today, the ARM processors have the most popular and most favoured embedded architecture. Their cores are very simple when compared to most of the other general-purpose processors.
Thus, they can be fabricated using comparatively lesser transistors, occupying smaller area and leaving extra space for application-specific macro-cells. There are 37 32 — bit registers in the ARM 7 Architecture. One of the inputs comes from the register file Accumulator in , while the other one comes from the shifter Temporary register. Any output given by the ALU modifies the status of the register flags as well same as The V oVerflow flag not present in is affected by the V-bit output, and the C carry flag is also set if there is a carry in the operation carried out in the ALU.
The MSB value is reflected in the S sign flag. The rest of the status flags are present in A 4-bit function bus in the ALU permits up to 16 op-code to be implemented. Not a feature found in There is no separate accumulator register as such, but the first register R0 in the General — Purpose Registers is used as the Accumulator.
The timing and control units are used to control the internal as well as external circuits. This is a pin microprocessor where these are categorized into seven groups. With the below microprocessor pin diagram, the functionality and purpose can be known easily. The pins from 12 to 17 are the data bus pins which are AD 0 — AD 7 , this carries the minimal considerable 8-bit data and address bus.
The pins from 21 to 28 are the data bus pins which are A 8 — A 15 , this carries the most considerable 8-bit data and address bus. In order to find out the behavior of the operation, these signals are mainly considered. In the devices, there are 3 each the control and status signals. When the pin moves into low, it signifies that the chosen memory is read. When the pin moves into low, it signifies that the data bus information is written to the chosen memory location. When this pin is high, it transfers data and if this is low, the microprocessor device needs to wait until the pin goes to a high state.
S 0 and S 1 pins — These pins are the status signals which defines the below operations and those are:. CLK — This is the output signal which is pin This is utilized even in other digital integrated circuits. The frequency of the clock signal is similar to the processor frequency. X1 and X2 — These are the input signals at pins 1 and 2. These pins are used for the generation of the clock that is required for the microprocessor functionality. SID — This is the serial input data line signal.
The information that is on this dateline is taken into the 7 th bit of the ACC when the RIM functionality is performed. SOD — This is the serial output data line signal.
When the request is removed, the pin goes to a low state. This is the output pin. HOLD — This pin indicates that the other device is in the need to utilize data and address buses. This is the input pin. INTR — This is the interrupt request signal. It has minimal priority when compared with other interrupt signals. When any one of the interrupt pins are recognized, then the next signal has functioned from the constant position in the memory based on the below table:.
To clearly understand the operation and performance of the microprocessor, the timing diagram is the most suitable approach. Using the timing diagram, it is easy to know the system functionality, detailed functionality of every instruction and the execution, and others.
The timing diagram is the graphical portray of instructions is steps corresponding to time. RD — When it is high, this means the microprocessor reads no data, or when it is low, this means the microprocessor reads data. WR — When it is high, this means the microprocessor writes no data, or when it is low, this means the microprocessor writes data. ALE — This signal implies valid address availability.
0コメント